Search Jobs

Search by job, company or skills

Principal Verification Engineer

Principal Verification Engineer

Altera
Early Applicant
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

Job Details

Job Description:

Altera is looking for a talented and driven Principal Verification Engineer to Designs, develops, validates, and/or debugs software abstractions and frameworks for acceleration with FPGAs to support embedded, data center, and communication clients.

Key Responsibilities

  • Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans.
  • Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology).
  • Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs.
  • Develop verification components, including drivers, monitors, scoreboards, and checkers.
  • Utilize SystemVerilog Assertions (SVA) and formal verification methods to enhance bug detection and verify complex properties.
  • Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures.
  • Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure.
  • Develop automation scripts and infrastructure using languages like Python or Perl to improve verification efficiency and flows.
  • Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback.

Qualifications

  • Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.
  • 10+ years of experience in ASIC or FPGA design verification.
  • Expertise in Hardware Description Languages (HDL) like Verilog or VHDL and Hardware Verification Languages (HVL) such as System Verilog.
  • Strong hands-on experience in developing UVM-based testbenches and verification components.
  • Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV).
  • Familiarity with industry-standard protocols such as AMBA (AXI, ACE, CHI, APB), PCIe, or Ethernet is a plus.
  • Experience with simulation and debug tools.
  • Strong scripting skills in Python, Perl, or TCL or automation and data analysis.
  • Excellent analytical, problem-solving, and debugging skills.
  • Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment.

Job Type

Regular

Shift

Shift 1 (India)

Primary Location:

New Delhi, India (Remote)

Additional Locations:

Bengaluru, Karnataka, India

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

More Info

Job Type:
Function:
Employment Type:

Key Skills

About Company

Similar Jobs

12-14 yrs
Bengaluru, India
Skills:
Tcl, C, Debugging, Shell, Verilog, System Verilog, Python, Perl, directed and constrained random methodologies, UVM methodology, Metric Driven Verification, assertions, formal verification methodologies
14-16 yrs
Bengaluru, India
Skills:
Garbage Collection, Nvme, Test Strategies, Pcie, Python, Automated reporting systems, Wear levelling, SSD NAND architecture, Qualification methodologies, Test infrastructure, Error Handling and Recovery Flows, Reliability and Endurance Validation, Quality dashboards, Bad block management, Embedded Firmware development, Validation plans, Error injections, NAND Management, Cloud SSD specifications
12-14 yrs
Bengaluru, India
Skills:
Pcie, Verification IPs, Regression systems, Simulation environments, VIP abstraction layers, Industry-standard simulators, CXL, Transaction-based verification methodologies, Revision control systems, Uvm, Assertions
10-12 yrs
Bengaluru, India
Skills:
PCS, Mac, SVA, Ethernet architecture, Uvm, systemverilog, PHY interfaces
13-15 yrs
Bengaluru, India
Skills:
C, Python, LabVIEW, SoC System-on-Chip, precision measurement techniques, voltage regulators, reference circuits, bench characterization of Analog Digital and Mixed-Signal IPs, Microcontrollers