Search Jobs

Search by job, company or skills

Analog Layout Engineer

Analog Layout Engineer

Mirafra Technologies
Early Applicant
  • Posted 10 days ago
  • Be among the first 10 applicants

Job Description

• 6-9years of industry experience in Mixed-Signal Layout Design

• Experience in DC-DC Converter Layout Development for automotive applications

• Strong experience in BCD Technology

• Hands-on experience in Analog Layout Design from schematic, including:

Effort & area estimation

Floorplan optimization

Routing

Physical verification & sign-off

• Strong debugging and problem-solving skills in LVS, DRC, and other layout checks

• Good understanding of Analog Layout fundamentals, including:

Matching

Electromigration (EM)

ESD & Latch-up

Shielding, coupling & crosstalk

IR-drop

Active & passive parasitic devices

• Familiarity with EDA tools such as Cadence Virtuoso Editor & Calibre

• Excellent communication, interpersonal, and critical-thinking skills with the ability to resolve technical issues professionally

• Bachelor's or Master's degree in Electrical/Electronics Engineering

Experience: 6 – 9Years

Notice Period: Immediate Joiners Preferred

More Info

Key Skills

Shielding coupling crosstalk

DC-DC Converter Layout Development

Floorplan optimization

Cadence Virtuoso Editor

IR-drop

Active passive parasitic devices

Analog Layout Design

ESD Latch-up

Calibre

Mixed-Signal Layout Design

BCD Technology

Effort area estimation

Physical verification sign-off

DRC

Layout checks

Analog Layout fundamentals

Electromigration (EM)

Similar Jobs

7-9 yrs
Bengaluru, India
Skills:
Analog LayoutDesign for manufacturability and testing requirementsAnalog circuit design principlesParasitic extraction and mitigation techniques
5-10 yrs
Bengaluru, India
Skills:
FinFET GAA layout conceptsCadence Virtuoso Custom LayoutPEX and post-layout simulation correlationmatching shielding guard rings isolation and parasitic optimizationCalibre PVSadvanced-node analog custom layout
5-7 yrs
Bengaluru, India
Skills:
reliability driven layout practicesCalibreanalog mixed-signal IC layoutPEXDRCparasitic-aware layoutantenna rulespost-layout simulation correlationLVSCadence Virtuoso
5-7 yrs
Bengaluru, India
Skills:
Synopsys IC Validator7nm FinFET technologymulti-patterning awarenessCadence Virtuoso Layout SuiteCadence Pegasushigh-speed analog and mixed-signal layout designCalibre DRC LVS PEXdevice matchingLVSextracted netlistsCustom CompilerERC checksDRCparasitic optimizationreliability rules
4-8 yrs
Bengaluru, India
Skills:
ICValidatorSOILVSMentor GraphicsAnalog layout designTSMC PDKsCalibreMultiple layout design environmentsSynopsys IC CompilerTSMC 7nmCadence VirtuosoDRCParasitic ExtractionStatistical analysis toolsFinFETMixed-signal layoutsLow-power design techniques