Ecos, Clock Reset UPF, IP integration, FCR ECR reviews, timing convergence, RTL construction, SOC design

Ecos, Clock Reset UPF, PPA targets, IP integration, constraint and timing convergence, FCR ECR reviews, RTL cleanup, SoC RTL construction, SoC DV test plans